This study analyzed an alternative ashing technology for removing photoresist in the production of gate-first complementary metal oxide semiconductor field effect transistors ͑CMOSFETs͒ with a high-k metal gate stack. NH 3 ashing is proposed as an alternative to O 2 ashing to improve the gate-edge profile. It was found that NH 3 ashing suppresses bottom oxide growth below the thin HfO 2 layer, reducing Si recesses in the source/drain active area, and eliminating bottom oxide encroachment into the gate edge. The NH 3 ashing process also makes the HfO 2 film more resistant to the wet chemistry, which reduces the high-k undercut beneath the metal gate during the high-k removal process.
Hafnium-based high-k dielectrics and metal gate electrodes have been aggressively investigated to ensure continued scaling of complementary metal oxide semiconductor ͑CMOS͒ technology. HfO 2 in particular has been considered a most attractive candidate due to its higher k value.
, 2 Challenges for integrating a high-k/metal gate stack into a manufacturable gate-first CMOS flow include gate stack dry etch, high-k removal, offset spacer, and thermal budget control. [3] [4] [5] [6] [7] Among them, the gate stack dry etch requires the removal of photoresist ͑PR͒ and the remaining etch residue. The typical procedure for removing these residues is by O 2 plasma ashing, which has several drawbacks. Conventional ashing using O 2 gas tends to grow a bottom oxide beneath the HfO 2 layer of the stack, as the Hf-based high-k has a higher O 2 diffusion rate. 8 As corollaries, the following factors are involved. O 2 ashing tends to induce a Si recess in the active area because Si is consumed during the bottom oxide growth. In addition, the bottom oxide encroaches into the gate edge, resulting in an increase in overall thickness. This is especially evident in short-channel devices. The ashing process affects the subsequent removal of the high-k as well by altering the composition of the high-k in the active area.
The high-k in the active area must be removed to reduce processinduced charge during the extension/halo implantation through the high-k. 9 and the fringing-induced barrier-lowering ͑FIBL͒ effect as well. 10 The use of ammonia ͑NH 3 ͒ in ashing shows promise as a means of mitigating the drawbacks of the ashing process. In low-k implementations, the procedure has been widely used during backend production to reduce the k value during O 2 ashing. 11 This study indicates that NH 3 ashing can also be a useful tool for improving the gate-edge profile of the metal/high-k stack.
Experimental
Ozonated water was used to clean the surface before depositing the gate dielectric. This surface treatment tends to grow a 0.5-1 nm chemical oxide layer under the deposited high-k dielectric. In this study, a 2.5 nm HfO 2 layer was used as the gate dielectric except for several control wafers that used SiO 2 . Atomic layer deposition ͑ALD͒ using the precursor Hf͓N͑CH 3 ͒C 2 H 5 ͔ 4 with O 3 as the oxygen source deposited the HfO 2 at 350°C. After HfO 2 deposition, postdeposition anneal ͑PDA͒ was performed in NH 3 at 700°C. A 10 nm TiN layer was prepared by ALD using TiCl 4 and NH 3 . This was capped by 100 nm of amorphous Si. An a-Si/TiN stack was etched in an inductively coupled plasma ͑ICP͒ chamber using HBr chemistry. 12 The gate stack dry etch stopped on the HfO 2 layer, followed by an ashing process to remove the remaining resist and etch residue.
Conventional O 2 or NH 3 mixed with N 2 /H 2 gas was used for the ashing process, which is described in detail in Table I . Ashing using N 2 /H 2 gas only also removes the photoresist, but it takes a much longer time to remove the photoresist completely. Adding O 2 or NH 3 significantly enhances the ashing process, reducing both process temperature and time. Both O 2 and NH 3 ashing use a remote plasma process. In the remote plasma asher used in this study, plasma was generated in a separate quartz tube attached to the top of the process chamber; the plasma generated was transported to the chamber using flowing gas. The wafer temperature was raised to 260°C for NH 3 to achieve a sufficiently high ash rate. This contrasts with the much lower temperature possible with O 2 ashing, in which a temperature as low as 60°C yielded a high ash rate. Because of the high ashing rate of O 2 , it can be done in less time than NH 3 ashing. In this study, O 2 ashing required 1.5 min at a wafer temperature of 60°C. The NH 3 ashing required 5 min at a wafer temperature of 260°C. Even though a relatively higher temperature was used for the NH 3 ashing process, it was still very low compared to subsequent CMOS process steps, indicating negligible overall physical and electrical impact on the device. No significant difference was found in equivalent oxide thickness ͑EOT͒ and the charge trapping characteristic of the large device ͑20 ϫ 20 m͒, indicating that compared to O 2 ashing the NH 3 ashing process neither enhances any chemical reaction nor generates additional oxygen vacancies.
Following the ashing process, a high-k removal process was carried out. Hf-based wet chemistry processes followed physical bombardment using Ar sputtering for 5-10 s to loosen the Hf-O bond to facilitate the subsequent wet etch. Rapid thermal anneal ͑RTA͒ at 1000°C for 5 s was performed after the source/drain ͑S/D͒ implant using a conventional gate-first CMOS flow.
Results and Discussion
Oxygen atoms during the O 2 ashing process easily diffuse through the thin HfO 2 layer. 8 and grow a thick bottom oxide layer in the active area. The bottom oxide in the active area is ϳ4 nm, but the bottom interfacial layer under the gate is only 0.7-0.8 nm. This bottom oxide growth causes Si recesses due to the consumption of Si during the formation of SiO 2 . Under these circumstances, oxygen can diffuse into the edge of the metal gate forming a bird's beak configuration as shown in Fig. 1 . The thicker bottom oxide at the gate edge tends to increase the overall EOT, especially in a shortchannel device.
Optical thickness was measured at the different process steps of the high-k removal ͑see Fig. 2͒ , although Ar sputtering was omitted to observe the effect of the wet chemistry. Spectroscopic ellipsometry ͑SE͒ was used to measure the optical thickness of HfO 2 and the bottom oxide stack. The optical thicknesses in Fig. 2 indicate only HfO 2 portion of the stack. Initial thickness measurements were followed by a NH 3 PDA, and optical thickness was calibrated as ϳ1.7 nm for the 2.5 nm thick nitrided HfO 2 . Ashing after the gate stack etch using O 2 tended to increase the thickness by ϳ1 nm, z E-mail: s.c.song@sematech.org while the NH 3 ash actually decreased the thickness slightly. Nitrogen incorporation tended to increase density and alter the reflective index.
N-methyl-2-pyrrolidone ͑NMP͒ was used to clean the etch/ash organic residue. In this case, a sulfuric peroxide mixture ͑SPM͒ or hydrogen peroxide mixture ͑HPM͒ chemistry could not be used since these solutions tend to etch the TiN metal gate.
13 O 2 -and NH 3 -ashed HfO 2 , however, are both inert to non-HF solutions such as NMP.
A buffered HF ͑BHF͒ solution was used for the high-k wet etch. This significantly reduced the thickness of O 2 -ashed HfO 2 film. NH 3 -ashed HfO 2 , however, shows no change in thickness, indicating the material is more resistant to the wet etch chemistry.
Finally, a hardmask removal procedure, although optional, was performed to verify the differences in susceptibility to the wet etch chemistry. To remove the hardmask, a diluted HF solution was used to etch a 10 nm thermal SiO 2 equivalent to the 40 nm tetraethoxysilane ͑TEOS͒-deposited SiO 2 . The NH 3 -ashed wafer showed only a slight reduction in thickness, while the O 2 -ashed sample demonstrated almost complete removal, again verifying that the NH 3 -ashed HfO 2 is highly resistant to HF chemistry. Stronger resistance to the wet etch chemistry helps suppress the HfO 2 undercut beneath the metal gate edge. O 2 -ashed HfO 2 , however, could suffer significant undercut during the high-k removal steps due to the isotropic nature of the wet etch. This HfO 2 undercut at the gate edge becomes significant as the thickness of HfO 2 scales aggressively. O 2 -ashed HfO 2 becomes more susceptible to wet etch chemistry as physical thickness scales.
When the HfO 2 is physically bombarded with Ar after etch/ash residue removal, the HfO 2 is completely removed even from the wafers ashed using the NH 3 process as shown in Fig. 3 . The two transmission electron microscopy ͑TEM͒ pictures were taken for comparison after the high-k material was completely removed. They clearly demonstrate a superior result using the NH 3 ashing process. The use of NH 3 in the ashing process effectively reduces the growth of the bottom oxide at the edge of the gate, thereby significantly reducing the Si recess in the active area.
After the gate stack etch and ash process, the wafer was subjected to secondary ion mass spectroscopy ͑SIMS͒ analysis. The SIMS was done on 1000 ϫ 500 m plate structure on the same wafer simulating source/drain portion of transistor structure. Figure  4 shows the results of those analyses. The sputter time is converted to a depth scale calculating a sputter rate ͑nm/s͒ based on the sputter time and the corresponding sputtered crater depth measured by stylus profilometry. The dashed line in the figure indicates the interface between bottom interfacial layer and Si substrate. The O 2 -ashed sample shows a much broader Hf-O and Si-O signal than does the NH 3 -ashed wafer, indicating the presence of a thicker bottom inter- The differences in the thicknesses of the bottom interfacial layers have important implications for electrical characteristics. As presented in Fig. 5 , the O 2 -ashed wafer shows decreased gate leakage current density as the channel length shrinks. Since the gate leakage current density is normalized with the area of the device, the value should be constant with respect to channel length if the thickness of the gate dielectric is uniform across the channel. The drop in gate leakage current density from the O 2 ashed device in the shorter channel length indicates a gradual increase in the physical thickness of gate dielectric, primarily because it has a thicker bottom interfacial oxide layer at the gate edge. The NH 3 -ashed wafer, in contrast, shows consistent gate leakage current density along the channel length, indicating that thickness has not increased at the gate edge. The thicker bottom interfacial layer from the O 2 ash degrades the overall k value and negatively affects the performance of the short channel device due to thicker EOT.
Conclusions
The use of NH 3 as an ashing agent in CMOSFETs with a gatefirst approach significantly improves the gate edge profile in a highk/metal gate stack. The process holds promise as a means of enhancing the manufacturability of conventional gate-first CMOSFETs with a high-k/metal gate stack by suppressing the bottom interfacial layer growth at the gate edge and minimizing the Si recess in the source/drain active area. The NH 3 ashing process also makes the ultrathin HfO 2 film ͑ഛ2.5 nm͒ more resistant to the wet chemistry, which reduces the high-k undercut beneath the metal gate during high-k removal. Gate leakage current density ͑J g ͒ with respect to channel length ͑L g ͒. Due to the thicker bottom interfacial layer at the gate edge in the O 2 -ashed device, gradual J g redution is observed as the channel shrinks. The NH 3 -ashed device exhibits consistent J g irrespective of L g , confirming no thickness increase at the gate edge.
